Agilex^TM 7 I-Series SmartNIC – 400G

G43-AFibre-400G®

3/4 Length PCIe Gen4 x16 Host Interface
Dual Front Panel QSFP-DD Cage (2 x 400GbE)
Dual Gen4 M.2 NVMe Slots
Board Management Controller
Datacenter Applications

Documents

Document

Quick Start Guide

Downlaod

Please fill in the form below and we will get back to you soon!

Request Document

Please fill in the form below and we will get back to you soon!

Document

Document

Quick Start Guide

Downlaod

Please fill in the form below and we will get back to you soon!

Request Document

Please fill in the form below and we will get back to you soon!

Document

Design Support

Design Support

Design Support

Features	Details
PCIe NIC Card	254mm x 111.15mm, 3/4 Length, Full Height, Dual Slot with Active Cooling PCIe Card. PCIe Gen4 x16 Host Interface Front Panel QSFP-DD Cage (400GbE) Front Panel QSFP-DD Cage (400GbE/200GbE) MAX10 Board Management Controller 3 DDR4 Channels HPS – Single 8GB, 72b, 3200MHz @409.6 Gbps FPGA – Dual 8GB, 72b, 3200MHz @409.6 Gbps Dual Gen4 M.2 NVMe Slots Single Gen4 x4 OCU Link Connector
OFS FIM	Line rates with F-Tile Ethernet: 400G – 4 x 100G or 8 x 50G 200G – 4 x 50G or 8 x 25G PCIe: F-tile PCIe Gen4x16 PCI Capabilities: SR-IOV, ACS, Data Link Hard Processor System (HPS) with 8GB DDR4, x72 (with ECC), 3200 MHz, 8GB with a max throughput of 409.6 Gbps. Virtualization: 5 physical functions/3 virtual functions with ability to expand. Memory: Two Fabric DDR4 channels, x72 (with ECC), 3200 MHz, 8GB with a max throughput of 409.6 Gbps. BMC: Voltage, current, temperature monitoring and reporting. FPGA configuration over AVSTx8 BMC as Root of Trust Supports secure remote system update (RSU) through PCIe For more information on Intel OFS refer the following Link – https://ofs.github.io/ofs-2024.2-1/
Host Server Environments	PCIe – Gen 4×16 Disk: Free Space up to 50GB Memory: 128GB BIOS: Enable IOMMU, Huge pages, PCI Reallocation, Disable PCI-ASM. Supported OS: Ubuntu 22.04, RedHat 8 Supported Libraries & Applications: OPAE SDK, HE-Exerciser, LinuxPTP, DPDK
OFS Software	HE-Exerciser The host interacts with the FPGA using the Linux DFL (Device Feature List) and OPAE (Open Programmable Accelerator Engine) libraries https://ofs.github.io/ofs-2024.2-1/sw/fpga_api/prog_guide/FPGA-lib-1.png HE applications communicate with the HSSI, Loopback, Traffic Generator, and Memory modules within the AFU region of the FPGA. The application also extends its functionality to transmit workloads over QSFP ports at various speeds. DPDK-IFPGA The DPDK based IFPGA libraries help to interact with Management modules. The IFPGA Rawdev Driver utilizes Intel FPGA Software Stack OPAE (Open Programmable Acceleration Engine) for FPGA management. Management Modules include FPGA status check, FPGA reset or reboot, PR reset, Read/Write PCI configuration space, bind or unbind FPGA with kernel drivers. Linux PTP The kernel exposes ToD IP as a PTP Hardware Clock to the Linux PTP stack, allowing the system clock to synchronize with the ToD information The phc2sys utility to access ToD information and synchronize the system clock.

Application Stack Accelerator Function (ASAF)

VirtIO-net emulated PCIe devices
Management Tool for network datapath configuration
Status or statistics retrieval from Ethernet
Packet Processor to forward packets
BMC to monitor and control board components

Open FPGA Stack (OFS)

A Framework for custom workloads
Manage and access programmable accelerators using OPAE Tool
AFU accelerates functions on an OPAE hardware platform
Dynamically reconfigure FPGA parts using Partial Reconfiguration
BMC controls, monitors, and manages board access
More Info: https://ofs.github.io/ofs-2024.2-1/

Versal AI Edge

To power AI applications from the edge to the endpoint.

Versal AI Edge

To power AI applications from the edge to the endpoint.

Versal AI Edge

To power AI applications from the edge to the endpoint.

Versal AI Edge

To power AI applications from the edge to the endpoint.

Product Design Process banner image

Product Design Process

Our design process transforms your vision into reality with innovation, quality, and collaboration.

Certification & Qualification banner image

Certification & Qualification

Ensuring Compliance, Quality, and Trust Through Certification & Qualification.

Product Lifecycle Management banner image

Product Lifecycle Management

Ensuring Longevity, Reliability, and Seamless Product Evolution.

Mechanical Services Banner image

Mechanical Services

Precision Engineering for Reliable, High-Performance Mechanical Solutions.

Related Products

Versal AI Edge

Versal AI Edge

Versal AI Edge

Related Products

Spartan UltraScale FPGA SoM_Related product

Artix™ UltraScale+™ FPGAs System on Module

TI AM62Lx SBC_Related banner

TI AM62Lx SBC

TI AM62Lx OSM_Related product

TI AM62Lx OSM

Spartan UltraScale FPGA SoM_Related product

Spartan™ UltraScale™+ FPGA SoM

Agilex 7 I-Series SmartNIC 400G_Related product

Agilex^TM 7 I-Series SmartNIC – 400G

Speedster7t SmartNIC 400G_Related prodcut

Speedster7t SmartNIC – 400G

Agilex 7 F-Series SmartNIC 200G_Related product

Agilex^TM 7 F-Series SmartNIC – 200G

Agilex 7 R24C SoM related product banner image

Agilex^TM 7 R24C SoC FPGA System on Module

Agilex7 R31B/C SoM Related product image

Agilex^TM 7 R31B/C SoC FPGA System on Module

Agilex3 SoM Related product banner image

Agilex^TM 3 SoC FPGA System on Module

Agilex 9 RF SoM_Related products

Agilex^TM 9 SoC FPGA – Direct RF System on module

RFSoC - Home Page

Zynq^TM Ultrascale+^TM SmartNIC – 100G

RFSoC - Home Page

Zynq^TM UltraScale+^TM ZU19/ZU17/ZU11 System on Module

Agilex 5 Related product image

Agilex^TM 5 SoC FPGA System on Module

ZU48_47_43_28_27_25DR RFSoC System on Module_Related Products Image

ZU48/47/43/28/27/25DR RFSoC System on Module

Versal AI Edge_Related prodcuts

Versal^TM AI Edge System on Module

RFSoC - Home Page

ZU49/ZU39/ZU29DR RFSoC System on Module

Multi-Board Synchronization on RFSoC Board and Systems Article Banner image

Multi-Board Synchronization on RFSoC Board and Systems

FPGA System Design Article Banner image

FPGA System Design: Why Choose FPGA SoM for Optimal FPGA System Design

Redefining Radio Telescope Digital Backend Receivers with RFSoC Technology Article Banner image

Redefining Radio Telescope Digital Backend Receivers with RFSoC Technology

Start of Harmonized FPGA Module (HFM) Working Group for FPGA System on Modules Article banner image

Start of Harmonized FPGA Module (HFM) Working Group for FPGA System on Modules

Build 5G radios with MPSoC System on Module Case Stuides image

Build 5G radios with Xilinx Zynq UltraScale+ MPSoC System on Module

ZU19EG System on Module for Driving Simulator Case Studies Banner image

ZU19EG System on Module for Driving Simulator

ZU7CG SOM for Endoscopy System Case Studies Banner image

ZU7CG SOM for Endoscopy System

Contact

mktg@iwave-global.com

Support

Quick Link

Subscribe Newsletter

mktg@iwave-global.com

Copyright © 2025 iWave Global

Privacy & Cookies Policy