NAND Flash Controller

iWave’s NAND Host Controller provides an easy interface to access NAND Flash Memory devices. This IP forms a bridge between the NAND flash and User (Processor), enabling to store, read and erase the data in NAND flash. The Controller has two different variants depending on the availability of the processor towards user side. One being the AXI complaint interface for accessing through processor and other is custom interface which can be used without the processor.

CONTACT SALES

Documents

Features Details
NAND Flash Controller
  • 8-bit Asynchronous or Synchronous Interface to NAND device
  • SLC or MLC NAND Flash Memory
  • Page Size: Up-to 16KByte (Compile time configurable)
  • 16K-Byte Buffer for write data
  • 16K-Byte Buffer for read data
  • Separate Chip Select, Write Enable, Read Enable and Ready/Busy for each die and the IO signals are shared between the die
  • ECC Logic: Hamming code for 1-bit error correction and 2- bit error detection or BCH code which can correct up to 8 bit errors
  • Commands supported towards NAND Flash Memory: Read, Reset, Page Program, Block Erase and Read Status
Highlights
  • Core is compliant with ONFI specification
  • Supports both processor and non-processor environments with two different variants
  • This IP will issue the necessary command address and controls all the necessary actions required to program, erase and read data using NAND flash.
  • Controller supports rich set of NAND commands
  • Software support includes the standard NAND driver for Linux, u-boot and simplified baremetal NAND driver
  • Supports standard flash file systems like JFFS2 and UBIFS
img

KCU105 Dev Kit

iWave NAND host controller IP is tested in Ultrascale FPGA devices from AMD/Xilinx using Kintex Ultrascale based KCU105 dev kit and iWave’s FMC daughter card. This daughter card is mounted with TSOP NAND device from Micron by default and any NAND device with TSOP package can be mounted and tested.
Integration Manual

img

Zynq 7000 SOM and Dev kit

iWave NAND host controller IP is tested in Zynq 7000 based devices from AMD/Xilinx using iWave Zynq 7000 SOM and Dev kit and iWave’s FMC daughter card. This daughter card is mounted with TSOP NAND device from Micron by default and any NAND device with TSOP package can be mounted and tested.
Integration Manual     User Manual

img

ZED Board

iWave NAND host controller IP is tested in Zynq 7000 based devices from AMD/Xilinx using ZED Board and iWave’s FMC daughter card. This daughter card is mounted with TSOP NAND device from Micron by default and any NAND device with TSOP package can be mounted and tested.Integration Manual     User Manual

img

Arria10 GX dev kit

iWave NAND host controller IP is tested in Arria 10 based devices from Intel using A10 GX dev kit and iWave’s FMC daughter card. This daughter card is mounted with TSOP NAND device from Micron by default and any NAND device with TSOP package can be mounted and tested.
Integration Manual

img

Product Design Process

Our design process transforms your vision into reality with innovation, quality, and collaboration.

Learn More

img

Certification & Qualification

Ensuring Compliance, Quality, and Trust Through Certification & Qualification.

Learn More

img

Product Lifecycle Management

Ensuring Longevity, Reliability, and Seamless Product Evolution.

Learn More

img

Mechanical Services

Precision Engineering for Reliable, High-Performance Mechanical Solutions.

Learn More

video-thumbnail
youtube-play-icon
video-thumbnail
youtube-play-icon
video-thumbnail
youtube-play-icon
img

ULL Streamer in Surgery and Medical Imaging

Learn More
img

100G UDP IP Core for High-Speed FPGA Solutions

Learn More
img

NAND Host Controller for Space Applications

Learn More
img

ULL Streamer and Recorder for Remote Surgeries

Learn More
img

ARINC 818-2 SCC for Aircraft Cockpit Video Display

Learn More
img

ARINC818 Digital Video Recorder (DVR)

Learn More