Serial FPDP (sFPDP) 17.3

sFPDP 17.3 IP Core is based on ANSI/VITA 17.3-2018 Standards. This IP core provides a relatively simple protocol using maximum available data throughput with a minimum protocol for point-to-point data links. sFPDP 17.3 IP support a wide range of physical interfaces with added support for multi-channel bonding with total bandwidth up to 100gigabits per second.

CONTACT SALES

Documents

Documents

Features Details
sFPDP
  • Compliant with ANSI/VITA 17.3-2018 Serial FPDP standard
  • Supported link speeds
    • Up to 100Gbuad
  • Data Frames supported
    • Unframed Data
    • Single Frame Data
    • Fixed Size Repeating Frame Data
    • Dynamic Size Repeating Frame Data
  • System Configurations supported
    • Basic System Flow Control
    • Bi-directional Data Flow
    • Copy Mode
    • Copy/Loop Mode
    • Unidirectional support
    • Optional flow control
    • Optional CRC
    • Optional ACK
    • Optional UDB_ID
    • Multi-channel bonding
  • Host-Bus interface
    • Parallel FPDP
  • Configurable parameters Transmit FIFO depth
    • Receive FIFO depth
    • Transmit FIFO watermark to assert SUSPEND output
    • Transmit FIFO watermark for TX FIFO Overflow signal generation
  • Receive FIFO watermark for STOP/GO signal generation
Highlights
  • Serial Front Panel Data Port (sFPDP)17.3 IP core for FPGA is based on the ANSI/VITA 17.3-2018 standard
  • The Serial FPDP17.3 standard supports Up to 100Gbuad link speed.

img

Product Design Process

Our design process transforms your vision into reality with innovation, quality, and collaboration.

Learn More

img

Certification & Qualification

Ensuring Compliance, Quality, and Trust Through Certification & Qualification.

Learn More

img

Product Lifecycle Management

Ensuring Longevity, Reliability, and Seamless Product Evolution.

Learn More

img

Mechanical Services

Precision Engineering for Reliable, High-Performance Mechanical Solutions.

Learn More

video-thumbnail
youtube-play-icon
video-thumbnail
youtube-play-icon
video-thumbnail
youtube-play-icon
img

ULL Streamer in Surgery and Medical Imaging

Learn More
img

100G UDP IP Core for High-Speed FPGA Solutions

Learn More
img

NAND Host Controller for Space Applications

Learn More
img

ULL Streamer in Surgery and Medical Imaging

Learn More
img

100G UDP IP Core for High-Speed FPGA Solutions

Learn More
img

NAND Host Controller for Space Applications

Learn More