| Hardware Specification |
- Front Panel consists of,
-
- Four Nos of 10Gbps SFP+
- Status LEDs
- PCIe Gen 3.0 x8 lane Endpoint mode
- Form Factor : 3U VPX formfactor with 1U pitch, single slot
- Slot Profile : SLT3-PAY-1F1U1S1S1U1U4F1J-14.6.13-8
- SOSA complaint
- Power Input : 12V via VPX P0 connector
- Cooling : Conduction cooling with ruggedized aluminium enclosure with card ejector and wedge locks
- Operating Temp : -40C to +71C
|
| sFPDP Specification |
- sFPDP VITA 17.1 compliant, upgradable to VITA 17.3
- DMA engine per port and each port can operate independently
- Line rates from 1.0625–6 Gbaud
- Data rates up to 570 MB/s per channel
- Optional CRC and flow control
- Supports copy and copy loop modes
|
| Software Specification |
- Supports low-level drivers for Linux operating systems enabling the host CPU to control the hardware and manage data transfers
- C/C++ APIs enable link control, allowing users to enable sFPDP links and configure the required link speeds
- FIFO management is supported through software, with C/C++ APIs to set, control, and read FIFO threshold levels for reliable data handling.
- FPDP signal monitoring and control is provided via C/C++ APIs to set and read the status of signals such as PIO1, PIO2, DIR, NRDY, and related control lines
- C or C++ APIs provides functions for advanced feature control and status reporting is available for CRC checking, flow control, copy, and copy-loop operating modes.
- Supports the APIs that allow streaming high volumes of data across multiple sFPDP channels directly into host memory
|
| Host Interface |
- PCIe Gen 3, x8 lane with a total maximum theoretical bandwidth of 64Gbps.
- Full-Height Half-Length PCIe form factor, suitable for integration into Host PC systems.
- Supports Linux OS
- 16GB RAM and CPU 8 Core Minimum.
- SW deliverable includes APIs and test applications
|
| Highlights |
- Compliant with sFPDP VITA 17.1, with a seamless upgrade path to VITA 17.3
- 3U VPX form factor ensures rugged and seamless integration
- Designed for high-speed, low-latency, and deterministic data transfer, ideal for real-time systems
- Supports a broad range of programmable line rates from 1.0625 Gbaud to 6 Gbaud
- Four independent sFPDP channels, implemented using four 10 Gbps SFP+ interfaces for scalable throughput
- Powered by iWave’s in-house sFPDP IP core, ensuring reliability, flexibility, and long-term support
- Enables simultaneous multi-stream data acquisition and transfer without performance degradation
- Optimized for defence, aerospace, and high-performance data acquisition applications
- FPGA-based architecture allows future feature expansion and customization
|
