VITA 57.4 FMC+ Loopback Test Module

  • VITA 57.4 compliant FMC+ HSPC Connector
  • Multi-gigabit transceiver data pairs Loopback up to 28Gbps
  • LA/HA/HB Banks IO Loopback
  • 10bit Programmable clock synthesizer
  • 32Kb-EEPROM for VITA57.4 Configuration storage
  • 156.25MHz Gigabit reference clocks
CONTACT SALES

Documents

Documents

Features Details
FPGA Mezzanine Connector (FMC+) VITA 57.4 FMC+ HSPC Connector
High Speed Loopback TX to RX loopbacks on the multi-gigabit data pairs DP0 to DP23 up to 28Gbps
IO Loopback Loopback of LA Bank [33:0], HA Bank [23:0] and HB Bank [21:0]
Clock 156.25MHz Gigabit reference clocks
Storage 32Kb-EEPROM for VITA57.4 Configuration storage
General Features
  • Power Connector: 12V, 3.3V, VADJ from FMC+ HSPC Connector
  • Power Status: LED Indicators for Powers and power good
  • Form Factor: VITA 57.4 Single Width (78.5mm x 69mm)
  • Compliance:
    • RoHS Compliant
    • REACH Compliant
video-thumbnail
youtube-play-icon
video-thumbnail
youtube-play-icon
video-thumbnail
youtube-play-icon
img

NPU with Mipsology Stack on VE2302 Versal AI Edge Boards from iWave

Learn More
img

LLM Acceleration on Versal AI Edge: Brought to you by RaiderChip and iWave

Learn More
img

Redefining Radio Telescope Digital Backend Receivers with RFSoC Technology

Learn More
img

ZU11EG MPSoC System on Module Quantum Computing

Learn More
img

ZU49/ZU39/ZU29DR Zynq UltraScale+ RFSoC SoM Radio Telescope

Learn More
img

Build 5G radios with Xilinx Zynq UltraScale+ MPSoC System on Module

Learn More