| SDR Based on MPSoC |
- FPGA Chipset: AMD ZU7 MPSOC
- RF Transceiver: AD9361
- Channels: RF 2 × 2 transceiver with integrated 12-bit DACs and ADCs
- TX band: 47 MHz to 6.0 GHz
- RX band: 70 MHz to 6.0 GHz
- Tunable channel bandwidth: <200 kHz to 56 MHz
- Ethernet Interface: UDP/IP up to 40G using QSFP/QSFP-DD
- Deterministic multi-channel synchronization using SYSREF-aligned JESD204B/C interfaces
- Configurable number of channels
- Dynamic tuning of the decimation and interpolation
- Burst mode or continuous modes data streaming
- Frequencies, channels, and signal chains configuration through host drivers
|
| Software Stack |
- Robust Linux and Windows*** host OS support
- SDR Frameworks and Toolkits like GNU Radio and Pothos
- GPU Acceleration for Real-Time Processing
- Analysis and Visualization using GNU radio, Octave, SciPY, Python etc.
|
| Host Interface |
- Host PC systems with suitable ethernet connection using QSFP/QSFP-DD
- Linux OS (above 20.04), 16GB RAM minimum
- CPU 8 Core Minimum.
|
