| Agilex® 9 Direct RF Midband |
Hard Processing System (HPS)
- Quad-core 64-bit ARM® Cortex®-A53 up to 1.4GHz
Field Programmable Gate Array (FPGA)
- Up to 2,692,760 Logic elements
- ADC x 8 with Sampling rate up to 4Gsps
- DAC x 8 with Sampling rate up to 12Gsps
|
| Memory & Storage |
- 128GB eMMC Flash (Upgradable).
- 1Gb QSPI Flash (Upgradable).
- 8GB DDR4 for HPS with ECC (64bit + 8bit) (Upgradable)
- 2 x 8GB DDR4 for FPGA with ECC (64bit + 8bit) (Upgradable)
- 2Kb EEPROM (Upgradable)
|
| Other |
- Gigabit Ethernet PHY for HPS
- On Board Clock Generators
- Temperature Sensor x1
- Elapse Counter x1
|
| 3U VPX Backplane: Connector – P0+P1A |
Data Plane 1 Flat Pipe
Data Plane 1Ultra-Thin Pipe
Control Plane 1Ultra-Thin Pipe
Utility Plane
-
- System Control Signals (SYSRESET, NVMRO, SYS_CON, SM Bus, Geographic Address Field, JTAG)
- MP01
- System Reference Clocks (REF_CLK, AUX_CLK)
- Bussed GPIO (GDiscrete1)
- Power Input (12V VDC, 3.3V_AUX, VBAT)
|
| 3U VPX Backplane: Aperture Pattern J – P2B (10 NanoRF) |
- 4 Analog-to-Digital RF Output to VPX Backplane (@ sampling rate up to 4 Gsps)
- 4 Digital-to-Analog RF Input to VPX Plug-in-Module (@ sampling rate up to 12 Gsps)
- Trigger signal input from backplane
- 10MHz RF synchronization clock from backplane to LMK
|
| Front Panel Features |
- USB 2.0 through USB Type-C Connector
- 10/100/1000Mbps Ethernet through 9 Pin Header
- 3 Pin Debug UART Header
- 4 channel ADC through SMPM connector (Up to 4GSPS)
- 4 Channel DAC through SMPM connector (up to 8GSPS)
|
| General Features |
- Power Input: +12VDC +/- 5% input from VPX Connector
- Operating Temperature: -40°C to +85°C
- Form Factor: 3U VPX (160mm X 100mm)
- Module Profile: MOD3-PAY-1F1U1S1S1U1U4F1J-16.6.13-n
- Slot Profile: SLT3-PAY-1F1U1S1S1U1U4F1J-14.6.13-n
- Slot Pitch: 1 inch Conduction Cooled
- Module Profile as per AMPS : MODA3p-16.6.13-1-4-F2C-(E8-E1) (P3D – 16G2) (E1) (N-G2) [E12]
- BSP Support: Linux / Quartus
- Environment Specification: RoHS3 & REACH Compliant
|
